Power-Delay Optimizations in Gate Sizing (2000)

Cached

Download Links

by Sachin S. Sapatnekar , Weitong Chuang
Citations:8 - 0 self

Documents Related by Co-Citation

3706 Convex Optimization – - 2004
90 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – - 1993
133 Clustered voltage scaling technique for low-power design
165 TILOS: A posynomial programming approach to transistor sizing – - 1985
31 Statistical timing analysis of combinational logic circuits,” Very Large Scale Integration (VLSI) Systems – - 1993
153 Logical Effort: Designing Fast CMOS Circuits – - 1999
81 Sentovich et al. SIS: A system for sequential circuit synthesis – - 1992
4 Efficient and Accurate Gate Sizing with Piecewise Convex Delay Models – - 2005
7 AESOP : A tool for automated transistor sizing – - 1987
19 A Unified Theory of Timing Budget Management – - 2004
14 Cosmic-ray soft error rate characterization of a standard 0.6-µm CMOS process,” Solid-State Circuits – - 2000
57 Logical effort: Designing for speed on the back of an envelope – - 1991
32 Gate sizing in MOS digital circuits with linear programming – - 1990
19 Transistor Sizing for Minimizing Power Consumption of CMOS Circuits under Delay Constraint – - 1995
83 Techniques to reduce the soft error rate of a high-performance microprocessor – - 2004
11 LP based cell selection with constraints of timing, area, and power consumption – - 1994
33 A sequential quadratic programming approach to concurrent gate and wiring sizing – - 1995
6 On transistor level gate sizing for increased robustness to transient faults – - 2005
289 Modeling the effect of technology trends on the soft error rate of combinational logic – - 2002