Power-Delay Optimizations in Gate Sizing (2000)

Cached

Download Links

by Sachin S. Sapatnekar , Weitong Chuang
Citations:8 - 0 self

Active Bibliography

9 Power vs. Delay in Gate Sizing: Conflicting Objectives? – Sachin S. Sapatnekar, Weitong Chuang - 1995
5 Modeling and Optimization of VLSI Interconnects – Lei He - 1999
103 Performance optimization of VLSI interconnect layout – Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden - 1996
Novel Modeling and Optimization Techniques for Nano-Scale VLSI Designs – Sanghamitra Roy - 2008
159 minimization in IC Design: Principles and applications – Massoud Pedram - 1996
12 Interleaving buffer insertion and transistor sizing into a single optimization – Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji, Juho Kim - 1998
225 A Survey of Power Estimation Techniques in VLSI Circuits – Farid N. Najm - 1994
5 Estimating Power Dissipation in VLSI Circuits – Farid N. Najm - 1994
12 Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization – Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn - 1995
51 Optimal design of a CMOS op-amp via geometric programming – Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 2001
2 Power Optimization in VLSI Layout: A Survey – Massoud Pedram, Hirendu Vaishnav - 1997
17 Timing and Area Optimization for Standard-Cell VLSI Circuit Design – Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj - 1995
18 Power Estimation Techniques for Integrated Circuits – Farid N. Najm - 1995
Gaze Sizing and Buffer Insertion Algorithm . . . – n.n.
16 Optimizing dominant time constant in RC circuits – Lieven Vandenberghe, Stephen Boyd, Abbas El Gamal - 1996
7 An Efficient Technique for Device and Interconnect Optimization in Deep Submicron Designs – Jason Cong, Lei He - 1997
1 Macro-Driven Circuit Design Methodology for High-Performance Datapaths – Mahadevamurty Nemani, Vivek Tiwari - 2000
Power Minimization by Simultaneous Dual-V Assignment and Gate-sizing – Liqiong Wei, Kaushik Roy, Cheng-Kok Koh - 2000
Low Power CAD: Trends and Challenges – Massoud Pedram, Nikkei Microdevices