Optimization of Phase-Locked Loop Circuits via Geometric Programming (2003)

Cached

Download Links

by David M. Colleran , Clemenz Portmann , Arash Hassibi , Cesar Crusius , Sunderarajan S. Mohan , Stephen Boyd , Thomas H. Lee , Maria del Mar Hershenson
Venue:In Proceedings of the Custom Integrated Circuits Conference (CICC
Citations:6 - 3 self

Active Bibliography

5 Virtual damping and Einstein relation in oscillators – Donhee Ham, Ali Hajimiri - 2003
Optimal Allocation of Local Feedback in Multistage Amplifiers via Geometric Programming – Joel Dawson Stephen, Stephen P. Boyd, Maria Del Mar Hershenson, Thomas H. Lee - 2000
5 Design and optimization of LC oscillators – Maria del Mar Hershenson, Ali Hajimiri, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee - 1999
13 Optimal Power Control in Interference Limited Fading Wireless Channels with Outage Probability Specifications – Sunil Kandukuri, Sunil K, Stephen Boyd - 2000
7 Optimal allocation of local feedback in multistage amplifiers via geometric programming – Joel L. Dawson, Stephen P. Boyd, Maria Del Mar Hershenson, Thomas H. Lee - 2001
22 Optimization of inductor circuits via geometric programming – Maria Del Mar Hershenson, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee - 1999
36 Optimal design of a CMOS op-amp via geometric programming – Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 2001
19 Digital Circuit Optimization via Geometric Programming – Stephen P. Boyd, Seung-jean Kim, Dinesh D. Patil, Mark A. Horowitz - 2005
A MIXED PLL/DLL ARCHITECTURE FOR LOW JITTER CLOCK GENERATION – unknown authors
Outline . – Clock-Recovery Phase-Alignment Approaches, Oversampled Crcs, D Out, D In
3 Replica compensated linear regulators for supply-regulated phase-locked loops – Elad Alon, Student Member, Jaeha Kim, Sudhakar Pamarti, Ken Chang, Mark Horowitz - 2006
2 Integrated Regulation for Energy-Efficient Digital Circuits – Elad Alon, Mark Horowitz
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS 1 Discrete-Time, Linear Periodically Time-Variant – Socrates D. Vamvakos, Vladimir Stojanović, Borivoje Nikolić, Senior Member
76 Supply and threshold voltage scaling for low power CMOS – Ricardo Gonzalez, Benjamin M. Gordon, Mark A. Horowitz - 1997
Frequency Domain Steady-state Simulation of Oscillators – Kartikeya Mayaram, Xiaochun Duan - 2005
Concepts and Methods in Optimization of Integrated LC VCOs – Lc Vcos, Donhee Ham, Student Member, Ali Hajimiri - 2001
1 Spectral analysis of time-domain phase jitter measurements – Un-ku Moon, Karti Mayaram, Senior Member, Senior Member, John T. Stonick - 2002
1 Optimal design of CMOS low noise amplifiers via geometric programming – Cong Liu, Yinghua Li - 2001
Design of a 5 GHz VCO in CMOS – Thomas Dellsperger - 2002