Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization (1995)

by Harsha Sathyamurthy , Sachin S. Sapatnekar , John P. Fishburn
Venue:Proc. Int'l Conf. on Computer-Aided Design
Citations:12 - 0 self

Documents Related by Co-Citation

11502 Computers and Intractability, A Guide to the Theory of NPCompleteness – M R Garey, D S Johnson - 1979
187 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
4084 Convex Optimization – S Boyd, L Vandenberghe - 2004
455 Digital Integrated Circuits: A Design Perspective – J M Rabaey, A Chandrakasan, B Nikolic - 2003
107 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
454 Asymptotic Waveform Evaluation for Timing Analysis – L T Pillage, R A Rohrer - 1990
445 Introduction to VLSI Systems – C Mead, L Conway - 1980
5114 Matrix Analysis – R A Horn, C R Johnson - 1985
9061 Introduction to Algorithms – Matteo Frigo, Volker Strumpen - 2009