Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization (1995)

by Harsha Sathyamurthy , Sachin S. Sapatnekar , John P. Fishburn
Venue:Proc. Int'l Conf. on Computer-Aided Design
Citations:12 - 0 self

Documents Related by Co-Citation

165 TILOS: A posynomial programming approach to transistor sizing – J Fishburn, A Dunlop - 1985
90 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
404 Digital Integrated Circuits - a Design Perspective, PrenticeHall, Upper Saddle River – J M Rabaey - 1996
25 A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem – K Kasamsetty, M Ketkar, S Sapatnekar
81 Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation – Chung-ping Chen, Chris C. N. Chu, D. F. Wong - 1997
3706 Convex Optimization – S Boyd, L Vandenberghe - 2004
138 Clock skew optimization – J P Fishburn - 1990
13 Delay And Area Optimization For Discrete Gate Sizes Under Double-Sided Timing Constraints – Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj - 1993
13 Digital Circuit Design for Minimum Transient Energy and a Linear Programming Method – Vishwani D. Agrawal, Michael L. Bushnell, G. Parthasarathy, Rajesh Ramadoss - 1999
7 Optimizing CMOS Circuits for Low Power using Transistor Reordering – Musoll And Cortadella - 1995
3 M.L.: Variable Input Delay Logic and Its Application to Low Power Design – T Raja, V D Agrawal, Bushnell - 2005
18 Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program – Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bushnell - 2003
5 A practical gate resizing technique considering glitch reduction for low power design – Masanori Hashimoto, Hidetoshi Onodera, Keikichi Tamaru - 1999
12 Using Gate Sizing to Reduce Glitch Power – Etienne Jacobs, Michel Berkelaar - 1996
7 CMOS Circuit Design for Minimum Dynamic Power and Highest Speed – Tezaswi Raja , Vishwani D. Agrawal , Michael L. Bushnell - 2004
8 Computing Entire Area/Power Consumption versus Delay Trade-o Curve for Gate Sizing Using a Piecewise Linear Simulator – M Berkelaar, P Buurman, J Jess - 1996
9 ASAP: A Transistor Sizing Tool for Area, Delay and Power Optimization of CMOS Circuits – S Datta, S Nag, K Roy - 1994
35 Gate sizing using a statistical delay model – E Jacobs, M Berkelaar
12 Low power design in deep submicron electronics – W Nebel, J Mermet - 1997