Efficient and Accurate Gate Sizing with Piecewise Convex Delay Models (2005)

Cached

Download Links

by Hiran Tennakoon , Carl Sechen
Venue:DAC 2005
Citations:4 - 0 self

Documents Related by Co-Citation

19 Gate Sizing Using Lagrangian Relaxation Combined with a Fast Gradient-Based Pre-Processing Step – H Tennakoon, C Sechen
80 Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation – Chung-ping Chen, Chris C. N. Chu, D. F. Wong - 1997
26 A new class of convex functions for delay modeling and their application to the transistor sizing problem – K Kasamsetty - 2000
166 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
7 AESOP : A tool for automated transistor sizing – K S Hedlund - 1987
5 On transistor level gate sizing for increased robustness to transient faults – J. M. Cazeaux, D. Rossi, M. Omaña, C. Metra, A. Chatterjee - 2005
8 Power-Delay Optimizations in Gate Sizing – Sachin S. Sapatnekar, Weitong Chuang - 2000
19 A Unified Theory of Timing Budget Management – Soheil Ghiasi, Elaheh Bozorgzadeh, Siddharth Choudhuri, Majid Sarrafzadeh - 2004
34 A sequential quadratic programming approach to concurrent gate and wiring sizing – N Menezes, R Baldick, L T Pileggi - 1995
14 Cosmic-ray soft error rate characterization of a standard 0.6-µm CMOS process,” Solid-State Circuits – P Hazucha, C Svensson, S Wender - 2000
57 Logical effort: Designing for speed on the back of an envelope – I E Sutherland, R F Sproull - 1991
32 Gate sizing in MOS digital circuits with linear programming – M Berkelaar, J Jess - 1990
19 Transistor Sizing for Minimizing Power Consumption of CMOS Circuits under Delay Constraint – Manjit Borah, Robert Michael Owens, Mary Jane Irwin - 1995
83 Techniques to reduce the soft error rate of a high-performance microprocessor – Christopher Weaver, Joel Emer, Shubhendu S. Mukherjee, Steven K. Reinhardt - 2004
11 LP based cell selection with constraints of timing, area, and power consumption – Y Tamiya, Y Matsunaga - 1994
2500 An Introduction to the Bootstrap – B Efron, R J Tibshirani - 1993
3657 Convex Optimization – Stephen Boyd, Lieven Vandenberghe - 2004
286 Modeling the effect of technology trends on the soft error rate of combinational logic – Premkishore Shivakumar, Michael Kistler, Stephen W. Keckler, Doug Burger, Lorenzo Alvisi, Ibm Technical, Contacts John Keaty, Rob Bell, Ram Rajamony - 2002
607 The Jackknife, the Bootstrap and Other Resampling Plans – B Efron - 1982