Digital Circuit Optimization via Geometric Programming (2005)

by Stephen P. Boyd , Seung-jean Kim , Dinesh D. Patil , Mark A. Horowitz
Venue:Operations Research
Citations:27 - 7 self

Documents Related by Co-Citation

3619 Convex Optimization – S Boyd, L Vandenberghe - 2004
165 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
80 Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation – Chung-ping Chen, Chris C. N. Chu, D. F. Wong - 1997
151 Logical Effort:Designing Fast CMOS Circuits – I Sutherland, R F Sproul, D Harris - 1999
91 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
260 Robust convex optimization – A. Ben-tal, A. Nemirovski - 1998
12 A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing – Seung-jean Kim, Stephen P. Boyd, Sunghee Yun, Dinesh D. Patil, Mark A. Horowitz - 2004
25 A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem – K Kasamsetty, M Ketkar, S Sapatnekar
13 Delay And Area Optimization For Discrete Gate Sizes Under Double-Sided Timing Constraints – Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj - 1993
50 Death, Taxes and Failing Chips – Chandu Visweswariah - 2003
207 Matching properties of MOS transistors – Marcel J. M. Pelgrom, Aad C. J. Duinmaijer, Anton P. G. Welbers - 1989
67 A tutorial on geometric programming – S Boyd, S-J Kim, L Vandenberghe, A Hassibi - 2007
37 A Family of Adders – Simon Knowles - 1999
26 Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation – A. R. Conn, et al. - 1999
6 An Efficient Method for Large-Scale Gate Sizing – Siddharth Joshi, Stephen Boyd
10 Gate-Size Selection for Standard Cell Libraries – Frederik Beeftink, Prabhakar Kudva, David Kung, Leon Stok - 1998
33 Dual-Threshold Voltage Assignment with Transistor Sizing for Low Power CMOS Circuits – P Pant, R Roy, A Chatterjee
5 GGPLAB: A Simple Matlab Toolbox for Geometric Programming, http://www.stanford.edu/ boyd/ggplab – Almir Mutapcic, Kwangmoo Koh, Seungjean Kim, Lieven Vandenberghe, Stephen Boyd
12 Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization – Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn - 1995