Efficient Superscalar Performance through Boosting (1992)

by Michael D. Smith , Mark Horowitz , Monica S. Lam
Citations:79 - 6 self

Documents Related by Co-Citation

618 Trace scheduling: A technique for global microcode compilation – J A Fisher - 1981
176 A VLIW architecture for a trace scheduling compiler – Robert P. Colwell, Robert P. Nix, John J. O'donnell, David B. Papworth, Paul K. Rodman - 1987
285 Bulldog: A Compiler for VLIW Architectures – J R Ellis - 1986
420 A study of branch prediction strategies – E. Smith, Arden Hills Minnesota
259 The Superblock: An effective technique for VLIW and superscalar compilation – Wen-mei W. Hwu, Scott A. Mahlke, William Y. Chen, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, Daniel M. Lavery - 1993
825 The program dependence graph and its use in optimization – Jeanne Ferrante, Karl J. Ottenstein, Joe D. Warren - 1987
21 DATA PRELOAD FOR SUPERSCALAR AND VLIW PROCESSORS – William Yu-Wei Chen, Jr. - 1993
244 Branch prediction strategies and branch target bu er design – Johnny K F Lee, Alan J Smith - 1984
358 Limits of instruction-level parallelism – David W. Wall - 1991
139 Highly concurrent scalar processing – P Y Hsu - 1986
126 Reducing the cost of branches – S McFarling, J Hennessy - 1986
81 Boosting Beyond Static Scheduling in a Superscalar Processor – Michael D. Smith, Monica S. Lam, Mark A. Horowitz - 1990
330 An Efficient Algorithm for Exploiting Multiple Arithmetic Units – R M Tomasulo - 1967
212 Instruction Issue Logic for High-Performance, Interruptable, Multiple Functional Unit, Pipelined Computers – G S Sohi - 1990
48 A Development Environment for Horizontal Microcode Programs – Alexander Aiken, Alexandru Nicolau - 1988
69 Region Scheduling: An Approach for Detecting and Redistributing Parallelism – Rajiv Gupta, Mary, Lou Soffa - 1990
122 Global instruction scheduling for superscalar machines – D Bernstein, M Rodeh - 1991
347 Dependence Analysis for Supercomputing – U Banerjee
68 Parallelization of loops with exits on pipelined architectures – Parthasarathy Tirumalai, Meng Lee, Michael Schlansker, P. Tirumalai, M. Lee, M. Schlansker - 1990