Reducing the Impact of Spill Code (1998)

by Timothy J. Harvey
Citations:1 - 0 self

Documents Related by Co-Citation

1 Simpson: Live Range Splitting in a Graph Coloring – Keith D Cooper, L Taylor
1 Henk Corporaal. Global Variable Promotion: Using Registers to Reduce Cache Power Dissipation – Andrea G M Cilio
1 Minimum Cost Interprocedural Regisster Allocation – Steven M Kurlander Charles N Fischer - 1996
3 Rabbit: A Performance Counters Library for – D Heller
19 REGION-BASED COMPILATION – Richard Eugene Hank - 1996
32 Register Allocation across Procedure and Module Boundaries – V Santhanam, D Odnert - 1990
20 Energy Optimization of Multi-Level Processor Cache Architecture – U Ko, P T Balsara, A K Nanda - 1995
53 Register Promotion in C Programs – Keith D. Cooper, John Lu - 1997
37 Spill Code Minimization via Interference Region Spilling – Peter Bergner, Peter Dahl, David Engebretsen, Matthew O'Keefe - 1997
173 Improvements to Graph Coloring Register Allocation – Preston Briggs, Keith D. Cooper, Linda Torczon - 1994
31 Low power design techniques for microprocessors (tutorial session – S Segars - 2001
185 The filter cache: An energy efficient memory structure – Johnson Kin, Munish Gupta, William H. Mangione-smith - 1997
140 Iterated Register Coalescing – Lal George - 1996
179 Global Register Allocation at Link Time – David W. Wall - 1986
795 MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems – Chunho Lee, Miodrag Potkonjak, William H. Mangione-smith
1004 Wattch: A Framework for Architectural-Level Power Analysis and Optimizations – David Brooks, Vivek Tiwari, Margaret Martonosi - 2000
131 Cache design trade-offs for power and performance optimization: a case study – C-L Su, A Despain - 1995
120 CACTI 3.0: An Integrated Cache Timing – P Shivakumar, N P Jouppi - 2001
418 Register Allocation and Spilling via Graph Coloring – G J Chaitin - 1982