Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program (2003)

Cached

Download Links

by Tezaswi Raja , Vishwani D. Agrawal , Michael L. Bushnell
Venue:in Proc. of 16th International Conference on VLSI Design
Citations:18 - 10 self

Documents Related by Co-Citation

13 Low Power Design by Hazard Filtering – V D Agrawal - 1997
13 Digital Circuit Design for Minimum Transient Energy and a Linear Programming Method – Vishwani D. Agrawal, Michael L. Bushnell, G. Parthasarathy, Rajesh Ramadoss - 1999
12 Using Gate Sizing to Reduce Glitch Power – Etienne Jacobs, Michel Berkelaar - 1996
9 Leakage and Dynamic Glitch Power Minimization Using Integer Linear Programming for Vth Assignment and Path Balancing – Yuanlin Lu, Vishwani D. Agrawal - 2005
8 A Reduced Constraint Set Linear Program for Low Power Design of Digital Circuits – T Raja - 2002
11 Nassek, “Automated transistor sizing algorithm for minimizing spurious switching activities – A Wróblewski, C V Schimpfle, J A - 2000
8 Process-Variation-Resistant Dynamic Power Optimization for VLSI Circuits – F Hu - 2006
7 CMOS Circuit Design for Minimum Dynamic Power and Highest Speed – Tezaswi Raja , Vishwani D. Agrawal , Michael L. Bushnell - 2004
401 Digital Integrated Circuits: A Design Perspective. Upper Saddle – J M Rabaey - 1996
364 AMPL: A Modeling Language for – R Fourer, D M Gay, B W Kernighan - 2003
8 New path balancing algorithm for glitch power reduction – S Kim, J Kim, S-Y Hwang - 2001
8 Computing Entire Area/Power Consumption versus Delay Trade-o Curve for Gate Sizing Using a Piecewise Linear Simulator – M Berkelaar, P Buurman, J Jess - 1996
9 ASAP: A Transistor Sizing Tool for Area, Delay and Power Optimization of CMOS Circuits – S Datta, S Nag, K Roy - 1994
35 Gate sizing using a statistical delay model – E Jacobs, M Berkelaar
6 Minimum dynamic power CMOS design with variable input delay logic – T Raja - 2004
6 Input-Specific Dynamic Power Optimization for VLSI Circuits – Fei Hu - 2006
130 Clustered Voltage Scaling Technique for Low-Power Design – K Usami - 1995
51 Automated Low-power Technique Exploiting Multiple Supply Voltages Applied to a Media – K Usami - 1997
6 Glitch-free design of low power ASICS using customized resistive feedthrough cells – S Uppalapati, M L Bushnell, V D Agrawal