A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing (2004)

by Seung-jean Kim , Stephen P. Boyd , Sunghee Yun , Dinesh D. Patil , Mark A. Horowitz
Venue:IEEE Transactions on Circuits and Systems-I
Citations:12 - 4 self

Documents Related by Co-Citation

3657 Convex Optimization – Stephen Boyd, Lieven Vandenberghe - 2004
27 Digital Circuit Optimization via Geometric Programming – Stephen P. Boyd, Seung-jean Kim, Dinesh D. Patil, Mark A. Horowitz - 2005
68 A.: A tutorial on geometric programming – S Boyd, S Kim, L Vandenberghe, Hassibi - 2007
91 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
166 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
208 Matching properties of MOS transistors – Marcel J. M. Pelgrom, Aad C. J. Duinmaijer, Anton P. G. Welbers - 1989
152 Logical Effort: designing fast CMOS circuits – Ivan Sutherland, Bob Sproull, David Harris - 1999
9 Modeling FPGA routing demand in early-stage architecture development – W Fang, J Rose - 2008
21 VPR 5.0: FPGA CAD and Architecture Exploration Tools with Single-Driver Routing, Heterogeneity and Process Scaling – Jason Luu, Ian Kuon, Peter Jamieson, Ted Campbell, Andy Ye, Wei Mark Fang, Jonathan Rose - 2009
361 Architecture and cad for deep-submicron fpgas – J R V Betz, A Marquardt - 1999
8 AN ANALYTICAL MODEL DESCRIBING THE RELATIONSHIPS BETWEEN LOGIC ARCHITECTURE AND FPGA DENSITY – Andrew Lam, Steven J. E. Wilton, Philip Leong, Wayne Luk
11 Wirelength modeling for homogeneous and heterogeneous FPGA architectural development. InFPGA ’09 – Alastair M. Smith, Joydip Das, Steven J. E. Wilton
341 CVX: Matlab software for disciplined convex programming, version 1.21. http://cvxr.com/cvx – M Grant, S P Boyd - 2011
35 Gate sizing using a statistical delay model – E Jacobs, M Berkelaar
10 The MOSEK Optimization Tools Version 2.5. User’s Manual and Reference, 2002. Available from www.mosek.com – MOSEK ApS
10 A Performance Optimization Method by Gate Sizing Using Statistical Static Timing Analysis – Masanori Hashimoto, Hidetoshi Onodera - 2000
37 A Family of Adders – Simon Knowles - 1999
5 GGPLAB: A Simple Matlab Toolbox for Geometric Programming, http://www.stanford.edu/ boyd/ggplab – Almir Mutapcic, Kwangmoo Koh, Seungjean Kim, Lieven Vandenberghe, Stephen Boyd
16 Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects – K Chen - 1997