A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing (2004)

by Seung-jean Kim , Stephen P. Boyd , Sunghee Yun , Dinesh D. Patil , Mark A. Horowitz
Venue:IEEE Transactions on Circuits and Systems-I
Citations:8 - 4 self

Documents Related by Co-Citation

2135 Convex Optimization – S Boyd, L Vandenberghe - 2004
147 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
41 ATutorial on Geometric Programming – S Boyd, S-J Kim, L Vandenberghe, A Hassibi - 2007
81 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
133 Logical effort: designing fast CMOS circuits – I Sutherland, B Sproull, D Harris - 1999
5 GGPLAB: A Simple Matlab Toolbox for Geometric Programming, http://www.stanford.edu/ boyd/ggplab – Almir Mutapcic, Kwangmoo Koh, Seungjean Kim, Lieven Vandenberghe, Stephen Boyd
19 Digital Circuit Optimization via Geometric Programming – Stephen P. Boyd, Seung-jean Kim, Dinesh D. Patil, Mark A. Horowitz - 2005
159 Matching Properties of MOS transistors – Marcel J. M. Pelgrom, Aad C. J. Duinmaijer, Andanton P. G. Welbers - 1989
7 Theory and Algorithm of Local-Refinement-Based Optimization with Application to Device and Interconnect Sizing – Jason Cong, Lei He - 1999
13 Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization – Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn - 1995
22 Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing – Iris Hui-ru Jiang, Yao-wen Chang, Jing-yang Jou - 2000
21 Standby power optimization via transistor sizing and dual threshold voltage assignment – M Ketkar, S Sapatnekar - 2002
7 A fanout optimization algorithm based on the effort delay model – Peyman Rezvani, Massoud Pedram - 2003
27 Dual-Threshold Voltage Assignment with Transistor Sizing for Low Power – P Pant, R K Roy, A Chatterjee
10 Transistor sizing: How to control the speed and energy consumption of a circuit – J Ebergen, J Gainsley, P Cunningham - 2004
26 Optimal Wiresizing under Elmore Delay Model – J Cong, K S Leung - 1995
69 Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation – Chung-ping Chen, Chris C. N. Chu, D. F. Wong - 1997
22 A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem”, in – K Kasamsetty, M Ketkar, S S Sapatnekar - 2002
28 Gate sizing using a statistical delay model – E Jacobs, M Berkelaar