An FPGA Implementation and Performance Evaluation of the Serpent Block Cipher (2000)

Cached

Download Links

by AJ Elbirt , C Paar
Venue:EIGHTH ACM INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS
Citations:11 - 2 self

Documents Related by Co-Citation

25 A High-Performance Flexible Architecture for Cryptography – - 1999
158 The Chimera Reconfigurable Functional Unit – - 2004
339 Garp: A MIPS Processor with a Reconfigurable Coprocessor – - 1997
1015 Applied Cryptography
11 Runlength Compression Techniques for FPGA Configurations – - 1999
100 DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century – - 1994
16 A Comparison of the AES Candidates Amenability to FPGA Implemenation
5 Implementation of the Serpent algorithm using Altera FPGA devices – - 2000
48 Comparison of the hardware performance of the AES candidates using reconfigurable hardware”, Proceeding of RSA Security conference – 2406 | P a g e
13 DES asic suitable for network encryption at 10 Gbs and beyond – - 1999
43 An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists – - 1999
23 A Comparative Study of Performance of AES Final Candidates Using FPGAs – - 2000
82 The Garp architecture and C compiler – - 2000
8 Configuration caching vs data caching for striped FPGAs – - 1999
238 FieldProgrammable Gate Arrays – - 1992
45 FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density – - 1999
8 Using Cone Structures for Circuit Partitioning into FPGA Packages – - 1998
42 Fast Module Mapping and Placement for Datapaths in FPGAs – - 1998
57 Configuration Prefetch for Single Context Reconfigurable Coprocessors – - 1998