An FPGA Implementation and Performance Evaluation of the Serpent Block Cipher (2000)

Cached

Download Links

by AJ Elbirt , C Paar
Venue:EIGHTH ACM INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS
Citations:11 - 2 self

Documents Related by Co-Citation

21 A High-Performance Flexible Architecture for Cryptography – R. Reed Taylor, Seth Copen Goldstein - 1999
149 The Chimera Reconfigurable Functional Unit – Scott Hauck, Thomas W. Fry, Matthew M. Hosler, Jeffrey P. Kao - 2004
321 Garp: A MIPS Processor with a Reconfigurable Coprocessor – John R. Hauser , John Wawrzynek - 1997
900 Applied Cryptography – B Schneier - 1996
10 Runlength Compression Techniques for FPGA Configurations – Scott Hauck , William D. Wilson - 1999
91 DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century – André DeHon - 1994
16 A Comparison of the AES Candidates Amenability to FPGA Implemenation – N Weaver, J Wawrzynek
12 A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond – D C Wilcox, L Pierson, P Robertson, E Witzke, K Gass - 1999
5 Implementation of the Serpent algorithm using Altera FPGA devices – Piotr Bora, Tomasz Czajka - 2000
21 A Comparative Study of Performance of AES Final Candidates Using FPGAs – Andreas Dandalis, Viktor K. Prasanna, Jose D. P. Rolim - 2000
44 Comparison of the hardware performance of the AES candidates using reconfigurable hardware – K Gaj, P Chodowiec
40 An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists – AJ Elbirt, W Yip, B Chetwynd, C Paar - 1999
73 The Garp architecture and C compiler – T J Callahan, J R Hauser, J Wawrzynek - 2000
8 Configuration caching vs data caching for striped FPGAs – D Deshpande, A K Somani, A Tyagi - 1999
8 Using Cone Structures for Circuit Partitioning into FPGA Packages – D BRASEN, G SAUCIER - 1998
48 Configuration Prefetch for Single Context Reconfigurable Coprocessors – Scott Hauck - 1998
20 Parallel processing in a restructurable computer system. Trans – G ESTRIN, B BUSSELL, R TYRO, J BmB - 1963
216 Programmable Gate Arrays – S Brown, R Francis, J Rose, Z Vranesic, Field Eds - 1992
43 FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density – Vaughn Betz, Jonathan Rose - 1999