Design, implementation, and validation of a new class of interface circuits for latency-insensitive design (2007)

by Cheng-hong Li , Rebecca Collins , Sampada Sonalkar , Luca P. Carloni
Venue:In International Conference on Formal Methods and Models for Codesign (MEMOCODE
Citations:6 - 4 self

Documents Related by Co-Citation

91 Theory of latency-insensitive design – Luca P. Carloni, Kenneth L. McMillan , Alberto L. Sangiovanni-Vincentelli - 2001
42 Coping with latency in SOC design – L P Carloni, A L Sangiovanni-Vincentelli - 2002
31 Performance Analysis and Optimization of Latency Insensitive Systems – Luca P. Carloni, Alberto L. Sangiovanni-Vincentelli - 2000
10 Performance analysis of latency-insensitive systems – Ruibing Lu, Cheng-kok Koh - 2006
48 A Methodology for Correct-by-Construction Latency Insensitive Design – Luca P. Carloni, Kenneth L. McMillan , Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli - 2003
4 Topology-based optimization of maximal sustainable throughput in a latency-insensitive system – Rebecca L. Collins, Luca P. Carloni - 2007
3 SoC for COFDM wireless communications: Challenges and opportunities – Chen-yi Lee, Hsuan-yu Liu, Chien-ching Lin - 2006
14 Performance optimization of latency insensitive systems through buffer queue sizing of communication channels – Ruibing Lu, Cheng-kok Koh - 2003
14 Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures – Montek Singh - 2004
10 Early output logic using anti-tokens – C F Brej, J D Garside
16 A Fine-Grain Phased Logic CPU – Robert B. Reese, Mitchell A. Thornton, Cherrice Traver - 2003
67 Unveiling the ISCAS85 benchmarks: A case study in reverse engineering – M C Hansen, H Yalcin, J P Hayes - 1999
2 Performance analysis of concurrent systems with early evaluation – Jorge Júlvez - 2006
3 Early evaluation for performance enhancement in phased logic – R R Reese, M A Thornton, C Traver, D Hemmendinger - 2005
4 An Architecture and a Wrapper Synthesis Approach for Multi-Clock Latency-Insensitive Systems – Ankur Agiwal, Montek Singh
4 Counterflow pipelining: Architectural support for preemption in asynchronous systems using anti-tokens – Manoj Ampalam, Montek Singh - 2006
206 System-level design: Orthogonalization of concerns and platform-based design – Kurt Keutzer, Sharad Malik, Senior Member, A. Richard Newton, Jan M. Rabaey, A. Sangiovanni-vincentelli - 2000
3 A power aware system level interconnect design methodology for latency insensitive systems – Vikas Chandra, Herman Schmit, et al. - 2004
10 Optimal path routing in single and multiple clock domain systems – S Hassoun, C J Alpert - 2003