Machine-description driven compilers for EPIC and VLIW processors. Design Automation for Embedded Systems (1999)

by B. Ramakrishna Rau , Vinod Kathail , Shail Aditya
Citations:16 - 7 self

Documents Related by Co-Citation

418 Register Allocation and Spilling via Graph Coloring – G J Chaitin - 1982
176 A VLIW architecture for a trace scheduling compiler – Robert P. Colwell, Robert P. Nix, John J. O'donnell, David B. Papworth, Paul K. Rodman - 1987
97 HPL PlayDoh Architecture Specification: Version 1.0 – V Kathail, M S Schlansker, B R Rau - 1994
26 Clustered Instruction-level Parallel Processors – G Brown P Faraboschi, andG Desoli J A Fisher - 1998
79 Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures – Emre Özer, Sanjeev Banerjia, Thomas M. Conte - 1998
53 EPIC: Explicitly Parallel Instruction Computing – Michael S. Schlansker, Michael S, B. Ramakrishna - 2000
3 Automatic design of VLIW and EPIC instruction formats – Shail Aditya, B Ramakrishna Rau, Richard C Johnson - 1999
16 Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores – Adwin H. Timmer, Marino T.J. Strik, Jef L. Van Meerbergen, Jochen A. G. Jess - 1995
10 Constraint Analysis for DSP Code Generation – Bart Mesman, Marino T. J. Strik, Adwin H. Timmer, Jef L. Van Meerbergen, Jochen A. G. Jess - 1999
28 Automatic architectural synthesis of VLIW and EPIC processors – Shail Aditya, B. Ramakrishna Rau, Vinod Kathail
618 Trace scheduling: A technique for global microcode compilation – J A Fisher - 1981
58 HPL-PD architecture specification: Version 1.1 – Vinod Kathail, Michael S. Schlansker, B. Ramakrishna Rau - 2000
511 Software pipelining: An effective scheduling technique for VLIW machines – Monica Lam - 1988
26 Exact Coloring of Real-Life Graphs is Easy – Olivier Coudert - 1997
60 High-Level Synthesis of Nonprogrammable Hardware Accelerators – Robert Schreiber, Shail Aditya, B. Ramakrishna Rau, Vinod Kathail, Scott Mahlke, Santosh Abraham, Greg Snider - 2000
90 ISDL: An Instruction Set Description Language for Retargetability – George Hadjiyiannis, Silvina Hanono, Srinivas Devadas - 1997
45 Custom-fit processors: Letting applications define architectures – J A Fisher, P Faraboschi, G Desoli - 1996
19 A Methodology for Accurate Performance Evaluation in Architecture Exploration – George Hadjiyiannis, Srinivas Devadas - 1999
49 Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator – Silvina Hanono, Srinivas Devadas - 1998