Machine-description driven compilers for EPIC and VLIW processors. Design Automation for Embedded Systems (1999)

by B. Ramakrishna Rau , Vinod Kathail , Shail Aditya
Citations:18 - 9 self

Documents Related by Co-Citation

28 Automatic architectural synthesis of VLIW and EPIC processors – Shail Aditya, B. Ramakrishna Rau, Vinod Kathail
395 Register allocation and spilling via graph coloring – G J Chaitin - 1982
171 A VLIW architecture for a trace scheduling compiler – Robert P. Colwell, Robert P. Nix, John J. O'donnell, David B. Papworth, Paul K. Rodman - 1987
23 Clustered Instruction-level Parallel Processors – P Faraboschi, G Brown, J A Fisher, G Desoli - 1998
71 Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures – Emre Özer, Sanjeev Banerjia, Thomas M. Conte - 1998
49 EPIC: Explicitly Parallel Instruction Computing – Michael S. Schlansker, Michael S, B. Ramakrishna - 2000
3 Automatic design of VLIW and EPIC instruction formats – Shail Aditya, B Ramakrishna Rau, Richard C Johnson - 1999
94 HPL PlayDoh architecture specification: Version 1.0 – V Kathail, M Schlansker, B Rau - 1993
14 On the localization of algorithms for VLSI processor arrays – V Roychowdhury, L Thiele, S Rao, T Kailath - 1989
29 Synthesizing systolic arrays with control signals from recurrence equations – S V Rajopadhye - 1989
11 HIFI: From parallel algorithm to fixed-size VLSI processor array – P Held, P Dewilde, E Deprettere, P Wielage - 1993
3 Wordlength inference in C code for ASIC synthesis – S Mahlke, R Schreiber, S Abraham, T Sherwood - 2000
14 Uniformization of linear recurrence equations: A step towards the automatic synthesis of systolic arrays – V van Dongen, P Quinton - 1988
11 A Constructive Solution to the Juggling Problem in Systolic Array Synthesis – Alain Darte, Robert Schreiber, B. Ramakrishna Rau, Frederic Vivien, B. Ramakrishna, Rau Frédéric Vivien - 2000
15 Regular Array Synthesis using ALPHA – Doran K. Wilde, Oumarou Sie - 1994
13 CATHEDRALII: a silicon compiler for digital signal processing – H De Man, J Rabaey, P Six, L Claesen - 1986
224 Supernode Partitioning – F Irigoin, R Triolet - 1988
84 Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays – D I Moldovan, J A B Fortes - 1986
80 Bitwidth Analysis with Application to Silicon Compilation – Mark Stephenson , Jonathan Babb, Saman Amarasinghe - 2000