Iterative modulo scheduling: An algorithm for software pipelining loops (1994)

by B. Ramakrishna Rau
Venue:In Proceedings of the 27th Annual International Symposium on Microarchitecture
Citations:316 - 4 self

Documents Related by Co-Citation

570 Software pipelining: An effective scheduling technique for VLIW machines – Monica Lam - 1988
142 Lifetime-Sensitive Modulo Scheduling – Richard A. Huff - 1993
153 Compiling for the cydra 5 – J C Dehnert, R A Towle - 1993
118 Register allocation for software pipelined loops – B R Rau, M Lee, P P Tirumalai, M S Schlansker - 1992
259 Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing – B. R. Rau, C. D. Glaeser - 1981
49 Register requirements of pipelined processors – W Mangione-Smith, S G Abraham, E S Davidson - 1992
210 The PERFECT Club Benchmarks: Effective Performance Evaluation of Supercomputers – M. Berry, D. Chen, P. Koss, D. Kuck, S. Lo, Y. Pang, L. Pointer, R. Roloff, A. Sameh, E. Clementi, S. Chin, D. Schneider, G. Fox, P. Messina, D. Walker, C. Hsiung, J. Schwarzmeier, K. Lue, S. Orszag, F. Seidl, O. Johnson, R. Goodrum - 1988
667 Trace Scheduling: A Technique for Global Microcode Compaction – Joseph A. Fisher, Student Member - 1981
72 Parallelization of loops with exits on pipelined architectures – Parthasarathy Tirumalai, Meng Lee, Michael Schlansker, P. Tirumalai, M. Lee, M. Schlansker - 1990