Iterative modulo scheduling: An algorithm for software pipelining loops (1994)

Cached

Download Links

by B. Ramakrishna Rau
Venue:In Proceedings of the 27th Annual International Symposium on Microarchitecture
Citations:280 - 3 self

Documents Related by Co-Citation

511 Software pipelining: An effective scheduling technique for VLIW machines – Monica Lam - 1988
131 Lifetime-Sensitive Modulo Scheduling – Richard A. Huff - 1993
142 Compiling for the Cydra 5 – J C Dehnert, R A Towle - 1993
107 Register allocation for software pipelined loops – B R Rau, M Lee, P P Tirumalai, M S Schlansker - 1992
50 Register requirements of pipelined processors – W Mangione-Smith, S Abraham, E Davidson - 1992
237 Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing – B R Rau, C D Glaeser - 1981
68 Parallelization of loops with exits on pipelined architectures – Parthasarathy Tirumalai, Meng Lee, Michael Schlansker, P. Tirumalai, M. Lee, M. Schlansker - 1990
203 The PERFECT Club Benchmarks: Effective Performance Evaluation of Supercomputers – M. Berry, D. Chen, P. Koss, D. Kuck, S. Lo, Y. Pang, L. Pointer, R. Roloff, A. Sameh, E. Clementi, S. Chin, D. Schneider, G. Fox, P. Messina, D. Walker, C. Hsiung, J. Schwarzmeier, K. Lue, S. Orszag, F. Seidl, O. Johnson, R. Goodrum - 1988
618 Trace scheduling: A technique for global microcode compilation – J A Fisher - 1981
75 Minimizing Register Requirements under Resource-Constrained Rate-Optimal Software Pipelining – R. Govindarajan, Erik R. Altman, Guang R. Gao - 1995
338 Effective Compiler Support for Predicated Execution Using the Hyperblock – Scott A. Mahlke, et al. - 1992
31 Height Reduction of Control Recurrences for ILP Processors – Michael Schlansker , Vinod Kathail, Sadun Anik - 1994
259 The Superblock: An effective technique for VLIW and superscalar compilation – Wen-mei W. Hwu, Scott A. Mahlke, William Y. Chen, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, Daniel M. Lavery - 1993
58 Stage Scheduling: A Technique to Reduce the Register Requirements of a Modulo Schedule – Alexandre E. Eichenberger, Edward S. Davidson - 1995
29 Optimum modulo schedules for minimum register requirements – Re E. Eichenberger, Edwards. Davidson Santosh, G. Abraham - 1995
262 Conversion of control dependence to data dependence – J Allen, K Kennedy, C Porterfield, J Warren - 1983
70 Enhanced Modulo Scheduling for Loops with Conditional Branches – Nancy J. Warter, Grant E. Haab, John W. Bockhaus, Krishna Subramanian - 1992
82 An approach to scientific array processing: The architectural design of the AP-120B/FPS-164 family – A Charlesworth - 1981
46 SPEC Benchmark Suite: Designed for Today’s Advanced Systems РJ Uniejewski - 1989