Initial sizing of analog integrated circuits by centering within topology-given implicit specifications (2003)

by Guido Stehr , Michael Pronath , Frank Schenkel , Helmut Graeb , Kurt Antreich
Venue:IEEE ICCAD
Citations:4 - 2 self

Documents Related by Co-Citation

14 The sizing rules method for analog integrated circuit design – H Gräb, S Zizala, J Eckmüller, K Antreich - 2001
51 Optimal design of a CMOS op-amp via geometric programming – Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 2001
7 Efficient description of the design space of analog circuits – M Hershenson - 2003
25 Remembrance of Circuits Past : Macromodeling by Data Mining in Large Analog Design Spaces – Hongzhou Liu, Amit Singhee, Rob A. Rutenbar, L. Richard Carley - 2002
2 A nonlinear macromodel for CMOS OTAs – G J Gomez, S H K Embabi, E Sanchez-Sinencio, M C Levebvre - 1995
2 Translation of specifications in hierarchical analog LSI design – A Fuad Mas'ud, T Ohtsuka, H Kunieda - 1996
11 Feasibility and Performance Region Modeling of Analog and Digital Circuits – Ramesh Harjani, Jianfeng Shao - 1996
9 BPerformance trade-off analysis of analog circuits by normal-boundary intersection – G Stehr, H Graeb, K Antreich
19 Support Vector Machines for Analog Circuit Performance Representation – F. De Bernardinis, M. I. Jordan, A. Sangiovanni-Vincentelli - 2003
37 Top-Down, Constraint-Driven Design Methodology Based Generation of a Second Order . . . Converter – Henry Chang, Eric Felt, Alberto Sangiovanni-Vincentelli - 1992
19 WATSON: Design space boundary exploration and model generation for analogue and RF IC design – B De Smedt, G Gielen - 2003
9 Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing – W Daems, G Gielen, W Sansen
3657 Convex Optimization – Stephen Boyd, Lieven Vandenberghe - 2004
27 Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search – R Phelps - 2000
10 AMGIE—A synthesis environment for CMOS analog integrated circuits – G Plas, G Debyser, F Leyn, K Lampaert, J Vandenbussche, G Gielen, W Sansen, P Veselinovic, D Leenaerts - 2001
37 DELIGHT.SPICE: an optimization-based system for the design of integrated circuits – W Nye, D Riley, A Sangiovanni-Vincentelli, A Tits - 1988
31 Circuit Analysis and Optimization Driven by Worst-Case Distances – K J Antreich, H E Graeb, C U Weiser - 1994
6 Poor man’s tbr: a simple model reduction scheme – Joel Phillips, L. Miguel Silveira - 2004
6 Variational interconnect analysis via PMTBR – J R Phillips