Optimal allocation of local feedback in multistage amplifiers via geometric programming (2001)

by Joel L. Dawson , Stephen P. Boyd , Maria Del Mar Hershenson , Thomas H. Lee
Venue:IEEE Transactions on Circuits and Systems I
Citations:7 - 4 self

Documents Related by Co-Citation

3657 Convex Optimization – Stephen Boyd, Lieven Vandenberghe - 2004
51 Optimal design of a CMOS op-amp via geometric programming – Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 2001
33 An infeasible interior-point algorithm for solving primal and dual geometric programs – K Kortanek, X Xu, Y Ye - 1997
16 Cmos op-amp sizing using a geometric programming formulation,” Computer-Aided Design of Integrated Circuits and Systems – P Mandal, V Visvanathan - 2001
32 Simple accurate expressions for planar spiral inductances – Sunderarajan S. Mohan, Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 1999
9 Optimization of Phase-Locked Loop Circuits via Geometric Programming – David M. Colleran, Clemenz Portmann, Arash Hassibi, Cesar Crusius, Sunderarajan S. Mohan, Stephen Boyd, Thomas H. Lee, Maria del Mar Hershenson - 2003
39 Geometric programming: methods, computations and applications – J Ecker - 1980
7 Design and optimization of LC oscillators – Maria del Mar Hershenson, Ali Hajimiri, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee - 1999
166 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
68 A.: A tutorial on geometric programming – S Boyd, S Kim, L Vandenberghe, Hassibi - 2007
27 Digital Circuit Optimization via Geometric Programming – Stephen P. Boyd, Seung-jean Kim, Dinesh D. Patil, Mark A. Horowitz - 2005
3 Automated design of operational transconductance amplifiers using reversed geometric programming – Johan P. Vanderhaegen, Robert W. Brodersen - 2004
165 Self-scaled barriers and interior-point methods for selfscaled cones – Y E Nesterov, M J Todd - 1997
3 ORACLE: Optimization with Recourse of Analog Circuits Including Layout Extraction – Yang Xu, Lawrence T. Pileggi, Stephen P. - 2004
4 Statistical method for the analysis of interconnects delay in submicrometer layouts – A Brambilla, P Maffezzoni - 2001
4 A new method for robust design of digital circuitss – D Patil, Y Yun, S-J Kim, S Boyd, M Horowitz - 2004
8 CAD for nanometer silicon design challenges and success – J Kong - 2004
31 Statistical timing analysis of combinational logic circuits,” Very Large Scale Integration (VLSI) Systems – H Jyu, S Malik, S Devadas, K Keutzer - 1993
20 Tau: Timing analysis under uncertainty – S Bhardwaj, S Vrudhula, D Blaauw - 2003