Performance optimization of VLSI interconnect layout (1996)
Cached
Download Links
- [ballade.cs.ucla.edu]
- [dynamo.ecn.purdue.edu]
- [cadlab.cs.ucla.edu:8080]
- [cadlab.cs.ucla.edu:8080]
- DBLP
Other Repositories/Bibliography
by
Jason Cong
,
Lei He
,
Cheng-kok Koh
,
Patrick H. Madden
| Venue: | Integration, the VLSI Journal |
| Citations: | 90 - 32 self |
Document Versions
| Performance optimization of VLSI interconnect layout –Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden — 1996 — Integration, the VLSI Journal |
| Performance Optimization of VLSI Interconnect Layout –Jason Cong , Lei He, Cheng-Kok Koh, Patrick H. Madden — 1996 |
| Performance Optimization of VLSI Interconnect Layout –Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden — 1996 — Integration, the VLSI Journal |
| Performance Optimization of VLSI Interconnect Layout –Jason Cong, Lei He, Cheng-Kok Koh, Patrick H. Madden — 1996 — INTEGRATION, THE VLSI JOURNAL |
