Performance optimization of VLSI interconnect layout (1996)

by Jason Cong , Lei He , Cheng-kok Koh , Patrick H. Madden
Venue:Integration, the VLSI Journal
Citations:103 - 32 self

Documents Related by Co-Citation

365 The Transient Response of Damped Linear Networks with Particular Regard to Wideband Ampli ers – W C Elmore - 1948
57 Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization – Takumi Okamoto , Jason Cong - 1996
109 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995
66 Interconnect design for deep submicron ICs – Jason Cong, Zhigang Pan, Lei He, Cheng-Kok Koh, Kei-Yong Khoo - 1997
435 Circuits, interconnections and packaging for VLSI – H B Bakoglu - 1990
42 Optimal Wiresizing for Interconnects with Multiple Sources – Jason Cong, Lei He - 1996
41 Challenges and Opportunities for Design Innovations in Nanometer Technologies – Jason Cong - 1997
80 Ginneken, “Buffer Placement in Distributed RCtree Networks for Minimal Elmore Delay – L P P van - 1990
67 Performance-Driven Interconnect Design Based on Distributed RC Delay Model – Jason Cong, Kwok-shing Leung, Dian Zhou - 1993
53 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
50 Simulataneous Driver and Wire Sizing for Performance and Power Optimization – Jason Cong, Cheng-kok Koh - 1994
27 Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs – Jason Cong, Patrick H. Madden - 1998
25 Interconnect Layout Optimization under Higher-Order RLC Model for MCM Designs – Jason Cong, Cheng-Kok Koh, Patrick H. Madden - 1997
25 Interconnect Delay Estimation Models for Synthesis and Design Planning – Jason Cong, et al. - 1999
25 A global router based on a multi-commodity flow model – E Shragowitz, S Keel - 1987
382 Asymptotic waveform evaluation for timing analysis – L T Pillage, R A Rohrer - 1990
45 Closed form solution to simultaneous buffer insertion/sizing and wire sizing – Chris C. N. Chu, D. F. Wong - 1997
67 Buffer Block Planning for Interconnect-Driven Floorplanning – Jason Cong, Tianming Kong, David Zhigang Pan - 1999
48 New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing – John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin, Ching-Yen Ho - 1996