|
113
|
Clustered voltage scaling technique for low-power design
– K Usami, M Horowitz
|
|
38
|
Automated low-power technique exploiting multiple supply voltages applied to a media processor
– K Usami, M Igarashi, F Minami, M Ishikawa, M Ichida, K Nogami
- 1998
|
|
12
|
The Role of Custom Design in ASIC Chips
– William J. Dally, Andrew Chang
- 2000
|
|
18
|
The Role of Custom Design
– W J Dally, A Chang
|
|
20
|
Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program
– Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bushnell
- 2003
|
|
11
|
Ultra-dynamic voltage scaling (udvs) using sub-threshold operation and local voltage dithering
– Benton H Calhoun, Anantha P Chandrakasan
- 2006
|
|
7
|
Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications
– Y K Ramadass, A P Chandrakasan
|
|
3
|
Nanometer device scaling in subthreshold logic and SRAM
– S Hanson, M Seok, D Sylvester, D Blaauw
- 2008
|
|
7
|
Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits
– R Dreslinski, M Wiekowski, D Blaauw, D Slyvester, T Mudge
- 2010
|
|
22
|
Ultra-low-power dlms adaptive filter for hearing aid applications
– C-I Kim, H Soeleman, K Roy
- 2003
|
|
19
|
Sub-threshold Design for Ultra Low-Power Systems, Springer Science, first edition, 2006. V. CONCLUSION We have presented the design of a low-power and energyefficient 32-bit adder. The design is robust allowing it to efficiently operate in the subthreshol
– A Wang, B H Calhoun, A P Chandrakasan
|
|
81
|
New Generation of Predictive Technology Model for Sub-45nm Design Exploration
– W Zhao, Y Cao
- 2006
|
|
15
|
A.: A 180 mV FFT processor using sub- threshold circuit techniques
– A Wang, Chandrakasan
- 2004
|
|
198
|
CACTI 3.0: An Integrated Cache Timing, Power, and Area Model
– Premkishore Shivakumar, Norman P. Jouppi, Premkishore Shivakumar
- 2001
|
|
232
|
Dataflow Process Networks
– Edward A. Lee, Thomas Parks
- 1995
|
|
39
|
Performance evaluation and design trade-offs for network-on-chip interconnect architectures
– P P Pande, C Grecu, M Jones, A Ivanov, R Saleh
- 2005
|
|
79
|
Measuring the gap between FPGAs and ASICs
– Ian Kuon, Student Member, Jonathan Rose, Senior Member
- 2006
|
|
8882
|
Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H
– M R Garey, D S Johnson
- 1979
|
|
8
|
A 130 nm generation logic technology featuring 70nm transistors, dual Vt transistors and 6 layers of Cu interconnects
– S Tyagi, M Alavi, R Bigwood, T Bramblett, J Brandenburg, W Chen, B Crew, M Hussein, P Jacob, C Kenyon, C Lo, B McIntyre, Z Ma, P Moon, P Nguyen, L Rumaner, R Schweinfurth, S Sivakumar, M Stettler, S Thompson, B Tufts, J Xu, S Yang, M Bohr
- 2000
|
