Functional test generation for synchronous sequential circuits (1996)

Cached

Download Links

by M. K. Srinivas , James Jacob , Vishwani D. Agrawal
Venue:IEEE Trans. on CAD/ICAS
Citations:2 - 0 self

Documents Related by Co-Citation

3 BDDBased Testability Estimation of VHDL Designs – Fabrizio Ferrandi, Franco Fummi, Enrico Macii, Massimo Poncino, Donatella Sciuto - 1996
2927 Graph-based algorithms for Boolean function manipulation – Randal E. Bryant - 1986
6 Test Generation for Networks of Interacting FSMs Using Symbolic Techniques – F. Ferrandi, F. Fummi, E. Macii, M. Poncino, D. Sciuto, Politecnico Di Torino - 1996
2 Functional Design for Testability of Interacting Finite State Machines – F Fummi, U Rovati, D Sciuto - 1997
10 On removing redundancy in sequential circuits – K T Cheng - 1991
7 Irredundant sequential machines via optimal logic synthesis – S Devadas, H T Ma, R Newton, A SangiovanniVincentelli - 1990
10 A Unifying Methodology for Intellectual Property and Custom Logic Testing – S Bhatia, T Gheerwala, P Varma - 1996
31 Testing embedded cores using partial isolation rings – Nur A. Touba, Bahram Pouya - 1997
2 On the modelling and testing of vhdl behavioral descriptions of sequential circuits – V Pla, J F Santucci, N Giambiasi - 1993
2 CUDD: CU decision diagram package, version 2.1.2 – F Somenzi - 1997
1 Definition of methodology for testability analysis at the RTL and CDFG levels requirement specs for functional pattern quality evaluator. Technical Report of Deliverable 2.3.A, Esprit project n.20616 - REQUEST – Borrego - 1996
22 Testability Analysis and Improvement from VHDL Behavioral Specifications – X Gu, K Kuchcinski, Z Peng - 1994
37 Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration – H Cho, G D Hachtel, F Somenzi - 1993
17 A functional fault model for sequential machines – K T Cheng, J Y Jou - 1992
136 Logic Synthesis and Verification Algorithms – Gary D. Hachtel, Fabio Somenzi - 1996
306 Digital Systems Testing and Testable Design – M Abramovici, M A Breuer, A D Friedman - 1999
69 Implicit and Incremental Computation of Primes and Essential Primes of Boolean functions – O. Coudert, J.C. Madre - 1991
142 Zero-suppressed BDDs for set manipulation in combinational problems – S Minato - 1993
37 A System for Sequential Circuit Synthesis – “SIS - 1992