An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints (2005)

Cached

Download Links

by Murari Mani , Anirudh Devgan , Michael Orshansky
Venue:In DAC
Citations:38 - 0 self

Documents Related by Co-Citation

30 Statistical Gate Sizing for Timing Yield Optimization – Debjit Sinha - 2005
3657 Convex Optimization – Stephen Boyd, Lieven Vandenberghe - 2004
169 Statistical timing analysis considering spatial correlations using a single PERT-like traversal – Hongliang Chang, Sachin S. Sapatnekar
25 Gate Sizing Using Incremental Parameterized Statistical Timing Analysis – M. R. Guthaus, N. Venkateswaran, C. Visweswariah, V. Zolotov - 2005
20 Robust gate sizing by geometric programming – J Singh, V Nookala, Z-Q Luo, S S Sapatnekar - 2005
31 Novel sizing algorithm for yield improvement under process variation – S Choi, B C Paul, K Roy - 2004
146 Parameter variations and impact on circuits and microarchitecture – Shekhar Borkar, Tanay Karnik, Siva Narendra, Jim Tschanz, Ali Keshavarzi, Vivek De - 2003
166 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
91 Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage – James W. Tschanz, James T. Kao, Siva G. Narendra, Raj Nair, Dimitri A. Antoniadis, Anantha P. Ch, Senior Member, Vivek De - 2002
14 Circuit Optimization Using Statistical Static Timing Analysis – A Agrawal, K Chopra, D Blaauw, V Zolotov - 2005
3 Leakage Minimization of Nano-scale Circuits – S Bhardwaj, S B K Vrdhula - 2005
17 Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation – Kaviraj Chopra, Saumil Shah, Ashish Srivastava, David Blaauw, Dennis Sylvester - 2005
129 New paradigm of predictive MOSFET and interconnect modeling for early circuit design – www cadence com CAO, Y SATO, T SYLVESTER, D ORSHANSKY, M, C HU - 2000
17 Joint-Design-Time and Post-Silicon Minimization of Parametric Yield Loss using Adjustable Robust Optimization – Murari Mani, Ashish K. Singh, Michael Orshansky - 2006
125 First-order incremental block-based statistical timing analysis – C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan - 2004
19 A New Statistical Optimization Algorithm for Gate Sizing – Murari Mani, Michael Orshansky
23 A methodology to improve timing yield in the presence of process variations – S RAJ, S B VRUDHULA, J WANG - 2004
20 a yield-optimizing routing algorithm by minimizing critical areas and vias – S-Y Kuo, “YOR - 1993
12 Routing for Reliable Manufacturing – Ed Huijbregts, Hua Xue, Jochen A. G. Jess - 1995