Exploiting Microarchitectural Redundancy for Defect Tolerance (2003)

by Premkishore Shivakumar , Stephen W. Keckler , Charles R. Moore , Doug Burger
Venue:the 21st International Conference on Computer Design (ICCD
Citations:40 - 3 self

Documents Related by Co-Citation

26 Tolerating hard faults in microprocessor array structures – Fred A. Bower, Paul G. Shealy, Sule Ozev, Daniel J. Sorin - 2004
47 Exploiting structural duplication for lifetime reliability enhancement – Jayanth Srinivasan, Sarita V. Adve Pradip Bose, Jude A. Rivers - 2005
75 The Impact of Technology Scaling on Lifetime Reliability – Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers - 2004
300 DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design – Todd M. Austin - 1999
36 Configurable isolation: building high availability systems with commodity multi-core processors – Nidhi Aggarwal, Parthasarathy Ranganathan - 2007
182 Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation – S Y Borkar
88 The Case for Lifetime Reliability-Aware Microprocessors – Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, Sarita V. Adve Pradip Bose, Jude A. Rivers - 2004
63 A fault tolerant approach to microprocessor design – C Weaver, T Austin - 2000
32 A mechanism for online diagnosis of hard faults in microprocessors – Fred A. Bower, Daniel J. Sorin, Sule Ozev - 2005
16 Rescue: A Microarchitecture for Testability and Defect Tolerance – Ethan Schuchman, T. N. Vijaykumar - 2005
18 Software-Based Online Detection of Hardware Defects: Mechanisms, Architectural Support, and Evaluation – Kypros Constantinides, Onur Mutlu, Todd Austin, Valeria Bertacco - 2007
17 Self-calibrating online wearout detection – Jason Blome, Shuguang Feng, Shantanu Gupta, Scott Mahlke - 2007
15 Core cannibalization architecture: Improving lifetime chip performance for multicore processors in the presence of hard faults – Bogdan F. Romanescu, Daniel J. Sorin - 2008
267 Niagara: A 32-Way Multithreaded Sparc Processor – P Kongetira, K Aingaran, K Olukotun
8 Nano-meter scale cmos devices (tutorial presentation – K Bernstein - 2004
6 Failure mechanisms and models for semiconductor devices – J S S T Association - 2006
57 IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective – L Spainhower, T Gregg - 1999
15 et al., “Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate dioxides”, Solid-state Electronics Journal – E Y Wu - 2002
24 ElastIC: An Adaptive SelfHealing Architecture for Unpredictable Silicon – D Sylvester, D Blaauw, E Karl