

# Design and Implementation of an Acoustic Echo Canceller

Su An Jang

Hoseo University.

San 29-1, Sechul-Ri, Baebang-Myun,  
Asan-Si, ChoongNam, Korea, 336-795

Phone: +82-41-540-5378

jsa007@vlsi.hoseo.ac.kr

You Jin Lee

Hoseo University.

San 29-1, Sechul-Ri, Baebang-Myun,  
Asan-Si, ChoongNam, Korea, 336-795

Phone: +82-41-540-5378

dipole@vlsi.hoseo.ac.kr

Dai Tchul Moon.

Hoseo University.

San 29-1, Sechul-Ri, Baebang-Myun,  
Asan-Si, ChoongNam, Korea, 336-795

Phone: +82-41-540-5378

dtmoon@office.hoseo.ac.kr

## ABSTRACT

In this paper the AEC(acoustic echo canceller) is designed and implemented using VHDL. The designed Echo Canceller employs the pipeline and the master-slave structure, and is realized with FPGA. As an adaptive algorithm, the Normalized LMS algorithm is used. For the coefficient adjustment, the stochastic iteration algorithm(SIA) which uses only current residual values is used and the number of registers are evidently reduced and convergence speed is also much improved comparing to existing methods by using EAB of FPGA for FIR filter structure of transceiver. The designed Echo Canceller is verified with the test board implemented for this paper. With the top-down design and synthesis using VHDL, the design time is reduced and modular design is achieved.

## Keywords

echo canceller, NLMS, pipeline, FPGA, EAB, synthesis.

## 1. INTRODUCTION

The Acoustic Echo Canceller is used to remove acoustic echoes in mobile communication systems or remote video conferencing systems. To increase processing speed, the echo canceller is designed in pipelined structure using VHSIC Hardware Description Language and is prototyped using FPGA for reusability. For main algorithms in the echo canceller, SIA(stochastic iteration algorithm) and NLMS(normalized least mean square) are adapted by considerations of system performance and hardware complexities. [1][2]. In order to processing a coefficient of echo canceller and received data need many filter taps. EAB(embedded array block) is used for transversal typed FIR filter, which results in much decreasing the number of flip-flops. Moreover, when we used EAB, system performance is improve to fast access time without delay of routing. In this paper, full duplex communication is not considered, sampling rate is 8KHz and filter has 256 taps. The system operation is verified with ModelSim simulator and synthesized with FPGA Express. For FPGA device, Altera FLEX10K50RC240 is used.

## 2. Algorithms for Echo Canceller

The adaptive filtering method finds optimum values by adjusting coefficients of filters to minimize cost functions without information about environments. By selecting cost functions, various adaptive filtering algorithms can be used. The most common algorithm is the LMS(least mean square) that minimizes average power of tolerance [1][2]. The convergence characteristic

of the LMS is well known and stability is easily acquired with less computation. The convergence speed of the LMS algorithm is severely effected by convergence constant  $a$ . Namely, the size of  $a$  decides the convergence and ERLE value. And the  $a$  is directly related with stability of system. In case that input voice signals have the power with large dynamic range, fixing the value of  $a$  can degrade system performance. As a method to overcome this problem, the Normalized LMS algorithm is used, its may be represented by the following equations[1][2];

$$c_{k+1} = c_k + 2a_N Er(k)a_k \quad (1)$$

$$a_N = \frac{a}{p_k} \quad (2)$$

$$\hat{e}(k) = a_k \cdot c_k \quad (3)$$

where, estimated echo signals.  $r(k)$  indicates difference between output signals of the AEC and acoustic echo signals.  $p(k)$  is the power of the  $k$ th input signal represented by the following;

$$p_{k+1} = (1 + \beta)p_k + \beta x_k^2 \quad (4)$$

where,  $\beta$  is a positive constant which is less than 1 and is called forgetting factor. The convergence constant  $a_N$  is changed to the proper value in every sampling.

The second item of equation (1) is, in reality, many applications. In general, we use Stochastic iteration algorithm, that is we omit the process of finding the average value.

$$c_{k+1} = c_k + 2a_N r(k)a_k \quad (5)$$

This is suitable for many adaptive algorithms, when we consider the convergence speed, ERLE(echo return loss enhancement), and hardware complexity. As an algorithm for coefficient control in AEC, the SIA that uses only current residual values for coefficient update is used. Figure 1 shows the structure of SIA.




Figure 1. Structure of SIA

### 3. Circuit Design of AEC

The proposed AEC consists of counter circuit, control circuit and adder, multiplier, Accumulator, ALU with A/D convert interface, Data RAM, and coefficient RAM. As shown in Figure 2, the overall system is designed in pipeline structure for speed-up [5]. The equation (6) shows the case of 8kHz sampled inputs and 256 taps of filter. Thus, master clock frequency will be 4.096MHz, two times of the equation (6).

$$8kHz \times 256taps = 2.048MHz \quad (6)$$

Necessary clock signals are divided with divider and control signals are produced by decoding clock output with combinational logic circuit.




Figure 2. Structure of AEC system

ALU consists of adder, multiplier, ACC, and A/D convert interface circuit. The adder uses CSA (carry save adder) and CLA (carry look-ahead) to reduce delay of carry. The multiplier uses modified Booth's algorithm for a part operation caused by multiplication so that multiplication speed is improved. Considering overflow and underflow in ACC, over/under flow detector circuit is added [6][7]. For ADC, AD7813 with 8/10bit sampling is used. To use 8 bit MSBs and 2 bit LSBs inputs, A/D convert interface circuit is designed. Figure 3 shows timing chart for AD7813.




Figure 3. Parallel Port Timing

Data RAM and Coefficient RAM should implement a number of filter taps. In this paper, EAB of FPGA is used for the implementation of transversal structured FIR filter for receiving data and AEC's coefficients. Therefore, by using EAB, the number of flip-flops is reduced by 14,267 comparing to when shift register is used. Figure 4 shows the block diagram of designed AEC.




Figure 4. Block diagram of designed echo canceller

FLEX10K device contains EAB (Embedded Array Block) to build memory and each EAB is the size of 2048 bits. In case of using EAB, system performance is improved by fast access time. FLEX10K50RC240 has 10 EABs so that memory of 20480 bits can be implemented. In this paper, EAB of 7168 bits is used for 256X10bit as Data RAM and 256X18bit as Coefficient RAM. A block diagram of FLEX 10K device is shown in Figure 5 [8].




Figure 5. Block diagram of FLEX10K Device

In this paper, each blocks are designed and logically synthesized using VHDL. Circuit synthesis is implemented with FPGA Express of Synopsys and prototyped with FLEX10K50RC240 of Altera. The overall circuit is synthesized in structural style. Table 1 shows the result of primitive reference count synthesized with shift register method and EAB method, and figure 6 shows the overall circuit synthesized with EAB method.

Table 1. Primitive Reference Count

SUMMARY	Shift register	EAB
A_21MUX	9	9
CARRY	50	50
DFFE	14444	177
INV	2	2
LUT	754	754
LUT_CARRY	50	50
Syn_ram_256x10_rou	0	1
Syn_ram_256x18_rou	0	1




Figure 6. Synthesized total circuit

#### 4. Simulation Result and Design Verification

Synthesized circuit is prototyped on FLEX10K50RC240 and simulated for timing. Simulation is done using ModelSim and block simulation and timing simulation of AEC are also done. The simulation was performed under the environment in which echo signals and receiving signals are created through virtual echo paths so that it is almost same with real environment.

Table 2. Device Utilization

DEVICE SUMMARY	Shift register	EAB
Input Pins	23	23
Output Pins	44	44
Memory Bits	0	7168
Memory Utilized (%)	0%	35%
LCs	15122	900

Table 2 describes device utilization implemented in shift register method and EAB method.




Figure 7. Residual signal waveforms for iming simulation

In figure 7, residual signal from timing simulation is shown and the wave of the residual signal is shown.




Figure 8. Timing simulation results for residual signal

In Figure 8, the signal begins to converge from 1500 sampling point.

The performance evaluation of AEC is generally done by ERLE(echo return loss enhancement) method which is also used in this paper. Equation 8 describes the ERLE. In this equation  $e$  is echo signal and  $\hat{e}$  is estimated echo signal.

$$ERLE = 10 \log_{10} \left[ \frac{\sum_{i=0}^{N-1} e^2(n-i)}{\sum_{i=0}^{N-1} [e(n-i) - \hat{e}(n-i)]^2} \right] \quad (8)$$





Figure 9. Timing simulation results of ERLE curve

The ERLE curve of the designed AEC is shown in figure 9. The ERLE curve is computed by estimated echo signals and echo signals from timing simulation for one second. According the result, good characteristics of 82db are shown after 1,500 sampling computations. It is assumed that there is no noise for simulation. Inputs for receiving signals are randomly created as possible but some period is shown on the signal. We think that we will have similar results under the environment with noise and random signals.

#### 5. Verification with Test Board

For the test of designed FPGA, a test board is built and real FPGA operations are performed on the board. The test on the board is done by composing closed loops for residual signals as input signals. From the test, it is verified that echo signals are removed. Figure 10 shows the real FPGA test board. And figure 11 shows result test of the AEC.




(a) Block diagram of test board




(b) FPGA test board

Figure 10. Design of test board



(a) Echo signal without echo canceller



(b) Echo removed signal with echo canceller

Figure 11. Residual waveform using Logic Analyzers

## 6. Conclusions

In this paper, AEC is designed in pipeline structure using VHDL and implemented in FPGA. For FPGA, FLEX10K50RC240 of Altera is used and the filter with 256 taps is designed using EAB and 8KHz sampled input signals. Overall system performance is improved due to the pipeline structure and EAB of FPGA and the number of flip-flops is evidently reduced by 14267 comparing to the number when shift register is used. From the timing simulation, echo signals at about 1500 sampling data are converged and ERLE is improved by 42dB. Because of generality of VHDL and modular design in AEC design, we expect that the result of this paper will be easily applicable to other application areas and also design time and cost will be reduced.

## 7. REFERENCES

- [1] S. Haykin, Adaptive Filter Theory, 4<sup>th</sup>, Prentice-Hall, 2002
- [2] B. Farhang-Boroujeny, Adaptive Filters Theory and Applications, 1998
- [3] Implementing a Line-Echo Canceller on the TMS320C54X, Telecommunications Applications, Texas Instruments, April, 1997, p. 2-13, Literature number: SPRA188.
- [4] Digital Voice Echo Canceller Implementation on the TMS320C5x, Telecommunications Applications with the TMS320C5x DSPs, Texas Instruments, 1994, p. 189-202, Literature number: SPRA033..
- [5] LK Ting, RF Woods, CFN Cowan, P Cork, C Sprigings, "High-Performance Fine-Grained Pipelined LMS Algorithm In Virtex FPGA", Proceedings of SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations X, Franklin T. Luk, Editor, Proceedings of SPIE Vol.4116, 2000.
- [6] Louis P. Rubinfield, "A Proof of the Modified Booth's Algorithm for Multiplication", IEEE Transactions on Computers, 1975.
- [7] C. Nagendra, M. J. Irwin, and R. M. Owens, "Area-Time-Power Tradeoffs in Parallel Adders" IEEE Transactions on Circuits and Systems, Vol. 43, No. 10, Oct. 1996.
- [8] "FLEX 10K Embedded Programmable Logic Device Family Data Sheet", Altera, 2001.