Data and Memory Optimization Techniques for Embedded Systems

DMCA

Data and Memory Optimization Techniques for Embedded Systems (2001)

Cached

Download Links

[www.ee.ucla.edu]

Other Repositories/Bibliography

DBLP

by P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. VANDERCAPPELLE , P. G. Kjeldsberg

Citations:

90 - 2 self

Citations

14063	Computers and intractability: A guide to the theory of NPCompleteness - Garey, Johnson - 1979
4932	Computer Architecture: A Quantitative Approach (3rd ed - Hennessy, Patterson - 2003
931	Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. - Jouppi - 1990
376	Dependence Analysis for Supercomputing - Banerjee - 1988
350	High-Level Synthesis: Introduction to Chip and System Design. - Gajski, Dutt, et al. - 1991
340	Switching and Finite Automata Theory. - Kohavi - 1970
331	Improving Data Locality with Loop Transformations, - McKinley, Carr, et al. - 1996
279	Maximizing multiprocessor performance with the suif compiler - Hall, Anderson, et al. - 1996
254	Dataflow analysis of array and scalar references - Feautrier - 1991
214	Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design. - Catthoor, Wuytack, et al. - 1998
211	Register allocation via coloring. - Chaitin, Chandra, et al. - 1981
175	Unifying data and control transformations for distributed shared memory machines - Cierniak, Li - 1995
171	System-level power optimization: techniques and tools,” - Benini, Micheli - 2000
168	EXPRESSION: A language for architecture exploration through compiler/simulator retargetability,” in date, - Halambi, Grun, et al. - 1999
153	A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality. - Gonzalez, Aliagas, et al. - 1995
153	Program optimization for instruction caches.” - McFarling - 1989
146	Multiplebanked register file architecture. - Cruz, Gonzalez, et al. - 2000
130	A singular loop transformation framework based on non-singular matrices, in: - Li, Pingali - 1992
123	Automatic program parallelization - Banerjee, Eigenmann, et al. - 1993
116	A Performance Comparison of Contemporary DRAM Architectures - CUPPU, DAVIS, et al. - 1999
112	The Paradigm Compiler for Distributed-Memory Multicomputers. - Banerjee, Chandy, et al. - 1995
108	H.D.: Global Communication and Memory Optimizing Transformations for Low-Power Signal Processing Systems. In: - Catthoor, Franssen, et al. - 1994
103	REAL: A program for register allocation, - Kurdahi, Parker - 1987
96	A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems. - Li, Henkel - 1998
72	Formalized methodology for data reuse exploration for low-power hierarchical memory mappings. - Wuytack, Jean-Philippe, et al. - 1998
57	Program Improvement by Source-to-Source Transformation; - Loveman - 1977
52	Automatic partitioning of parallel loops and data arrays for distributed shared-memory multiprocessors,” - Agarwal, Kranz, et al. - 1995
52	Address bus encoding techniques for system-level power optimization’. - Benini, Micheli, et al. - 1998
52	Y.Nakagome, “Trends in low-power RAM circuit technologies”, special issue on - Itoh - 1995
48	Background memory area estimation for multidimensional signal processing systems. - Balasa, Catthoor, et al. - 1995
48	Data path allocation based on bipartite weighted matching, - Huang, Chen, et al. - 1990
47	An overview of the SUIF compiler for scalable parallel machines - Amarasinghe, Anderson, et al. - 1995
43	Loop optimization in register-transfer scheduling for DSP-systems,” - Goossens, Vandewalle, et al. - 1989
43	Address Calculation for Retargetable Compilation and Exploration - Liem, Paulin - 1996
42	E.Tsern, A.Hung, “Portable video-ondemand in wireless communication”, special issue on - Meng - 1995
40	Algorithms for address assignment in DSP code generation - Leupers, Marwedel - 1996
38	Background memory allocation for multi-dimensional signal processing,” - Balasa - 1995
38	A Unified Framework for Optimizing Communication in Data-Parallel Programs. - Gupta, Schonberg, et al. - 1996
36	Array placement for storage size reduction in embedded multimedia systems - Greef, Catthoor, et al. - 1997
35	Scheduling using Behavioral Templates. - Ly, Knapp, et al. - 1995
32	Architectural and compiler techniques for energy reduction in high-performance microprocessors - Bellas, Hajj, et al. - 2000
32	Memory size estimation for multimedia applications”, - Grun, Balasa, et al. - 1998
31	Memory bandwidth bottleneck and its amelioration by a compiler - Ding, Kennedy - 1999
29	Communication-free data allocation techniques for parallelizing compilers on multicomputers. - Chen, Sheu - 1994
27	Hardware/Software Co-Synthesis with Memory Hierarchies - Li, Wolf - 1999
23	A recursive algorithm for low-power memory partitioning, - Benini, Macii, et al. - 2000
21	Allocation of Multiport Memories in Data Path Synthesis. - Balakrishnan - 1988
20	Post-processor for data path synthesis using multiport memories - AHMAD, CHEN - 1991
20	Instruction Buffering to Reduce Power in Processors for Signal Processing. - Bajwa - 1997
20	Affine-by-statement scheduling of uniform and affine loop nests over parametric domains - Darte, Robert - 1995
20	A compiler optimization algorithm for shared-memory multiprocessors - McKinley - 1998
19	Power Optimization of CoreBased Systems by Address Bus Encoding - Benini, Micheli, et al. - 1998
19	Memory aware compilation through accurate timing extraction - Grun, Dutt, et al.
19	Library mapping for memories. - Jha, Dutt - 1997
19	Code transformations for low power caching in embedded multimedia processors - Kulkarni, Catthoor, et al. - 1998
18	Highlevel address optimization and synthesis techniques for datatransfer-intensive applications”, - Miranda, Catthoor, et al. - 1998
17	System-level memory management for weakly parallel image processing, EuroPar Conf - Danckaert, Catthoor, et al. - 1996
17	Catthoor: Analysis of High-Level Address Code Transformations for - Gupta, Gupta, et al.
17	Experiences using the ParaScope editor: an interactive parallel programming tool - Hall, Harvey, et al. - 1993
16	Access pattern based local memory customization for low power embedded systems - Grun, Dutt, et al.
15	Address generation for array access based on modulus m counters. - Grant, Denyer - 1991
15	Definition and solution of the memory packing problem for field-programmable systems - Karchmer, Rose - 1994
14	A memory selection algorithm for high-performance pipelines, - Bakshi, Gajski - 1995
14	Power exploration for dynamic data types through virtual memory management refinement,” in - Silva, Catthoor, et al. - 1998
14	Utilization of multiport memories in data path synthesis - KIM, LIU - 1993
13	A Scheduling Algorithm for Multiport Memory Minimization in Datapath Synthesis - Lee, Hwang - 1995
13	Optimizing Storage Size for Static Control Programs in Automatic Parallelizers - LEFEBVRE, FEAUTRIER - 1997
11	Platform independent data transfer and storage exploration illustrated on a parallel cavity detection algorithm, - Danckaert, Catthoor, et al. - 1999
11	A preprocessing step for global loop transformations for data transfer and storage optimization - Danckaert, Catthoor, et al.
11	Compiling for massively parallel architectures: a perspective - Feautrier - 1995
11	Modeling multi-dimensional data and control ow. - Franssen, Balasa, et al. - 1993
11	Control flow optimization for fast system simulation and storage minimization - Franssen, Nachtergaele, et al. - 1994
11	Advanced Data Layout Organization for Multi-media Applications - Kulkarni, Catthoor, et al. - 2000
10	Omnès. Data transfer and storage architecture issues and exploration in modern DSPs - Catthoor, Danckaert, et al. - 2000
10	MIST: An Algorithm for Memory Miss Traffic - Grun, Dutt, et al. - 2000
10	Generating schedules and code within a unified reordering transformation framework," - Kelly, Pugh - 1992
10	Linear loop transformations in optimizing compilers for parallel machines - KULKARNI, M - 1995
9	Systematic cycle budget versus system power trade-off: a new perspective on system exploration of real-time data-dominated applications - Brockmeyer, Vandecappelle, et al.
8	Reducing storage size for static control programs mapped onto parallel architectures - GREEF, CATTHOOR - 1996
8	Application-driven synthesis of memory-intensive systems-on-chip - Kirovski, Lee, et al. - 1999
8	Automated data dependency size estimation with a partially fixed execution ordering,” in - Kjeldsberg, Catthoor, et al. - 2000
7	Systematic high-level Address Code Transformations for Piece-wise Linear Indexing: Illustration on a Medical Imaging Algorithm - Ghez, Miranda, et al. - 2000
7	Synthesis of Address Generators - Grant, Denyer, et al. - 1989
7	Automatic software toolkit generation for embedded systems-on-chip - Halambi, Grun, et al. - 1999
6	N.Dutt, “Minimization of memory traffic in high-level synthesis”, - Kolson - 1994
5	System-Level Data-Flow Transformations for Power Reduction - Catthoor, Janssen, et al. - 1996
4	High-level synthesis with SDRAMs and RAMBUS DRAMs - Khare, Panda, et al. - 2001
3	Array Allocation Taking into Account SDRAM Characteristics - Chang, Lin - 2000
3	Assignment of global memory elements for multi-process vhdl specifications - KRAMER, J - 1992
2	F.Catthoor, “Low power storage cycle budget tool support for hierarchical graphs”, to appear - Brockmeyer, Vandecappelle - 2000
2	Loop alignment for memory access optimisation - FRABOULET, HUARD, et al. - 1999
2	Optimization of address generator hardware - GRANT, MEERBERGEN, et al. - 1994
2	Memory organization for video algorithms on programmable signal processors - GREEF, CATTHOOR, et al. - 1995
2	Fusion of loops for parallelism and locality - Manjiakian - 1995
2	A Performance Oriented Use Methodology of Power Optimizing Code Transformations for Multimedia - Masselos - 1999
2	A methodology for power efficient partitioning of data-dominated algorithm specifications within performance constraints - MASSELOS, DANCKAERT, et al. - 1999
1	Loop nest scheduling and transformations. In Environments and Tools for Parallel Scientific - DARTE, RISSET, et al. - 1993
1	Influence of compiler optimisations on system power - KANDEMIR, VIJAYKRISHNAN, et al. - 2000
1	Storage requirement estimation for data-intensive applications with partially fixed execution ordering - F, AAS
1	Address equation optimization and hardware sharing for real-time signal processing applications - MIRANDA, CATTHOOR, et al. - 1994