Power-Delay Optimizations in Gate Sizing (2000)

by Sachin S. Sapatnekar, Weitong Chuang