An approach toverify a large scale system-on-chip using symbolic model checking (1998)

by K Takayama, T Satoh, T Nakata, F Hirose
Venue:In International Conference of Computer Design