Techniques for leakage power reduction (0)

by V De, Y Ye, A Keshavarzi, S Narendra, J Kao, D Somasekhar, R Nair, S Borkar
Venue:in Design of HighPerformance Microprocessor Circuits, NJ: IEEE