Sizing of clock distribution networks for high performance CPU chips (0)

by M P Desai, R Cvijetic, J Jensen
Venue:Proceedings of Design Automation Conference