Verification of Sequential Machines using Boolean Function (1989)

by C Berthec, J Madre
Venue:Vectors,“in IMEC-IFIP lnt. Workshop on Applied Formal Methods for Correct VLSI Design