Dependency and Hazard Resolution in Multiprocessors (1987)

by C Scheurich, M Dubois
Venue:Computer Architecture, IEEE Computer Society Press, Los Alamitos, Calif., Order No
Add To MetaCart
Results 1 - 3 of 3

The Stanford DASH multiprocessor

by Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Wolf-dietrich Weber, Anoop Gupta, John Hennessy, Mark Horowitz, Monica S. Lam, Dash The Ease-of-use - IEEE Computer , 1992
"... cache coherence gives ..."
Abstract - Cited by 356 (4 self) - Add to MetaCart
cache coherence gives

Editors

by Prentice-hall Inc
"... Version 9 ..."
Abstract - Cited by 1 (0 self) - Add to MetaCart
Abstract not found

Shared Memory for Distributed Systems

by Of The Requirements, Mohit Aron, Arijit Sarcar, Prof B. B. Madan, Prof B. B. Madan
"... this memory model a set of coherence protocols were designed. Consequently associated with each state transition there are certain actions. The state transitions are: 1. Uncached to Shared Reason : A processor requests a read on an uncached memory block ..."
Abstract - Add to MetaCart
this memory model a set of coherence protocols were designed. Consequently associated with each state transition there are certain actions. The state transitions are: 1. Uncached to Shared Reason : A processor requests a read on an uncached memory block