M (2006) A heuristic method for statistical digital circuit sizing (0)

by S Boyd, S-J Kim, D Patil, Horowitz
Venue:In: Proceedings of the 31st SPIE international symposium on microlithography