Formal verification of synthesized analog designs (1999)

by A Ghosh, R Vemuri
Venue:in: International Conference on Computer Design