Formal verification of synthesized analog designs (1999)

by A Ghosh, R Vemuri, D R Vemuri
Venue:in Proc. IEEE International Conference on Computer Design. IEEE Computer