Verification of analog/mixed-signal circuits using symbolic methods (0)

by D Walter, S Little, C Myers, N Seegmiller, T Yoneda
Venue:IEEE Transactions on Computer-Aided Design