Refinement maps for efficient verification of processor models (2005)

by P Manolios, S K Srinivasan
Venue:In Design, Automation, and Test in Europe (DATE