Sizing of Cel-level Analog Circuits using Constrained Optimization Techniques (1993)

by L R Carley P C Maulik, D J Allstot
Venue:IEEE J. Solid–State Circuits