Bounding loop iterations for timing analysis (1998)

by C Healy, M Sjodin, V Rustagi, D Whalley
Venue:In IEEE Real-time Applications Symposium (RTAS