D.: Bounding Loop Iterations for Timing Analysis (1998)

by C Healy, M Sjödin, V Rustagi, Whalley
Venue:In: Proc. 4 th IEEE Real-Time Technology and Applications Symposium