Exploiting symmetry in temporal logic model checking (1996)

by E M Clarke, R Enders, T Filkorn, S Jha
Venue:Formal Methods in System Design, 9:77–104