Efficient analog circuit synthesis with simultaneous yield and robustness optimization (1998)

by G Debyser, G Gielen
Venue:IEEE ICCAD