Wiresizing With Buffer Placement and Sizing for Power-Delay Tradeoffs (1996)

by J C Shah, S S Sapatnekar
Venue:Proc. Intl. Conf. on VLSI Design