The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays (2002)

by M S Hrishikesh, D Burger, N P Jouppi, S W Keckler, K I Farkas, P Shivakumar
Venue:in Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA ’02