The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays (2002)

by M Hrishikesh, D Burger, S Keckler, P Shivakumar, N Jouppi, K I Farkas
Venue:in Proceedings of the 29th International Symposium on Computer Architecture