The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays (2002)

by M Hrishikesh, N Jouppi, K Farkas, D Burger
Venue:In Proceedings of the International Symposium on Computer Architecture