VLSI decoder architecture for high throughput, variable block-size and multi-rate LDPC codes (2007)

by Y Sun, M Karkooti, J R Cavallaro
Venue:in Proc. IEEE Int. Symp. Circuits Syst