Speeding up Pipelined Circuits through a Combination of Gate Sizing (1995)

by H Sathyamurthy, S S Sapatnekar, J P Fishburn
Venue:and Clock Skew Optimization,” Proc. Int’l Conf. on Computer-Aided Design