Variable supply-voltage scheme for low-power high-speed CMOS digital design (1998)

by T Kuroda, K Suzuki, S Mita, T Fujita, F Yamane, F Sano, A Chiba, Y Watanabe, K Matsuda, T Maeda, T Sakurai, T Furuyama
Venue:IEEE J. Solid-State Circuits