Temporal logic verification using simulation (0)

by G E FAINEKOS, A GIRARD, G J PAPPAS
Venue:In FORMATS (2006), vol. 4202 of LNCS