Wire Management for Coherence Traffic in Chip Multiprocessors (2005)

by L Cheng, N Muralimanohar, K Ramani, R Balasubramonian, J Carter
Venue:in Proceedings of the 6th Workshop on Complexity-Effective Design, held in conjunction with ISCA-32