Parallel memory architecture for arbitrary stride accesses (2006)

by E Aho, J Vanne, T D Hamalainen
Venue:Design and Diagnostics of Electronic Circuits and systems, 2006 IEEE