Optimal Bus Sizing in Migration of Processor Design (0)

by S Wimer, S Michaely, K Moiseev, A Kolodny
Venue:IEEE Transactions on Circuits and Systems-I