Optimal Wire Sizing and Buffer Insertion and Low Power and a generalized Delay Model (1996)

by J Lillis, C-K Cheng, T-T Lin
Venue:IEEE Journal of Solid State Circuits