The Reduceron: Widening the von Neumann bottleneck for graph reduction using an FPGA (2008)

by M Naylor, C Runciman
Venue:In Implementation and Application of Functional Languages (IFL 2007, Revised Selected Papers), LNCS 5083