Optimal 2-D cell layout with integrated transistor folding (1998)

by A Gupta, J P Hayes
Venue:In Proceedings of International Conference on Computer Aided Design